Subclass	ISSUE CLASSIFICATION
Class	ISSUE CLA

Best Available Copy

PATENT NUMBER							
		~					
	<u>`</u>						

LITU ITY Patent Application

U.S. UTILIT I atent Applie	ation
\ O.I.P.E.	PATENT DATE
SCANNED LIKE 30.A. ACC 3	
	

APPLICATION NO.	CONT/PRIOR	CLASS	SUBCLASS	ART UNIT	EXAMINER
09/807500	D	-	رست حد	2709	Do
Rakesh Mal Puneet Goe	i.k	708	300	2124	

Area efficient realization of coefficient architecture for bit-serial fir, iir filters and combinational/sequential logic structure with zero latency clock output

	,			1.		ISSUING C	LASSIF	ICATIO	N			
Г			OF	RIGINAL		14		CROSS R	EFERENCE	E(S)	•	
r	CLASS SUBCLASS			CLASS	SUBCLASS (ONE SUBCLASS PER BLOCK)							
Г												
h	NTE	RN	IAT	IONAL CLASSIF	ICATION		•				,	
r	Ţ÷,											•
┢	1			V		i i				,		
i		-								1/		a de
Ι.	Ť.		j	1,00	• .	*			÷	11	dys Torn	· V
Ė	†		î,	11- 11.		,			Continued of	n Issue Slip	Inside File Ja	icket 🙏 📑

THE PARTY OF THE P		* * * * * * * * * * * * * * * * * * *		;		
TERMINAL		DRAWINGS		CLAIMS ALLOWED		
DISCLAIMER	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims	Print Claim for O.G.	
The term of this patent				NOTICE OF ALLOWANCE MAILED		
subsequent to (date) has been disclaimed.	(Assistant	Examiner)	(Date)	•		
The term of this patent shall						
not extend beyond the expiration date of U.S Patent. No				ISSUE FEE		
				Amount Due	Date Paid	
	(Primary	Examiner)	(Date)			
				ISSUE BATCH NUMBER		
The terminalmonths of this patent have been disclaimed.	1					
uns patent have been disclaimed.	(Legal Instruments Examiner) (Da				·	
WARNING: , The information disclosed herein may be re- Possession outside the U.S. Patent & Trader	stricted. Unauthorized mark Office is restricted	disclosure may be to authorized emp	prohibited by the to	United States Code Title Store only.	35, Sections 122, 181 and 368.	
Form PTO-436A			FILED WITH:	DISK (CRF)	FICHE CD-ROM	